



DW-CAOC12-1XXC
CXP-CXP Active Optical Cable

Features

- ◆ Full duplex 12 channels 850nm parallel active optical cable
- ◆ Transmission data rate up to 10.3Gb/s per channel
- ◆ Hot pluggable electrical interface
- ◆ Differential AC-coupled high speed data interface
- ◆ 12 channels 850nm VCSEL array
- ◆ 12 channels PIN photo detector array
- ◆ Multi-mode optical fibre cable of up to 300m(OM3) or 400m(OM4)
- ◆ Low power consumption < 2W
- ◆ Operating case temperature 0°C to +70°C
- ◆ 3.3V power supply voltage
- ◆ RoHS 6 compliant



Applications

- ◆ Infiniband transmission at 12ch SDR, DDR and QDR
- ◆ Switches, Routers
- ◆ Data Centers
- ◆ Other 120G Interconnect Requirement

Description

CXP-CXP active optic cables are a high performance, low power consumption, long reach interconnect solution supporting 120G Ethernet, fiber channel and PCIe. It is compliant with the 120Gbits Small Form factor Hot-Pluggable CXP-interface. DONGWE CXP AOC is an assembly of 12 full-duplex lanes, where each lane is capable of transmitting data at rates up to 10Gb/s, providing an aggregated rate of 120Gb/s.




Figure1. Module Block Diagram

AOC is one kind of parallel transceiver. VCSEL and PIN array package is key technique, through I2C system can contact with module.

Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit
Supply Voltage	Vcc	-0.3	3.6	V
Input Voltage	Vin	-0.3	Vcc+0.3	V
Storage Temperature	Tst	-20	85	°C
Case Operating Temperature	Top	0	70	°C
Humidity(non-condensing)	Rh	5	95	%



Recommended Operating Conditions

Parameter	Symbol	Min	Typical	Max	Unit
Supply Voltage	Vcc	3.13	3.3	3.47	V
Operating Case temperature	Tca	0		70	°C
Data Rate Per Lane	fd	2.5		10.3	Gbps
Humidity	Rh	5		85	%
Power Dissipation	Pm			2	W
Fiber Bend Radius	Rb	3			cm

Specifications

Parameter	Symbol	Min	Typical	Max	Unit
Differential input impedance	Zin	90	100	110	ohm
Differential Output impedance	Zout	90	100	110	ohm
Differential input voltage amplitude aAmplitude	ΔV_{in}	200		1200	mVp-p
Differential output voltage amplitude	ΔV_{out}	600		800	mVp-p
Skew	Sw			300	ps
Bit Error Rate	BR			E-12	
Input Logic Level High	VIH	2.0		VCC	V
Input Logic Level Low	VIL	0		0.8	V
Output Logic Level High	VOH	VCC-0.5		VCC	V
Output Logic Level Low	VOL	0		0.4	V

Note:

1. BER=10⁻¹²; PRBS 2³¹-1@10.3125Gbps.
2. Differential input voltage amplitude is measured between TxnP and TxnN
3. Differential output voltage amplitude is measured between RxnP and RxnN



Pin Descriptions

Pin	Logic	Symbol	Name/Description	Ref.
A1		GND	Module Ground	1
A2	CML-I	Tx1+	Transmitter non-inverted data input	
A3	CML-I	Tx1-	Transmitter inverted data input	
A4		GND	Module Ground	1
A5	CML-I	Tx3+	Transmitter non-inverted data input	
A6	CML-I	Tx3-	Transmitter inverted data input	
A7		GND	Module Ground	1
A8	CML-I	Tx5+	Transmitter non-inverted data input	
A9	CML-I	Tx5-	Transmitter inverted data input	
A10		GND	Module Ground	1
A11	CML-I	Tx7+	Transmitter non-inverted data input	
A12	CML-I	Tx7-	Transmitter inverted data input	
A13		GND	Module Ground	1
A14	CML-I	Tx9+	Transmitter non-inverted data input	
A15	CML-I	Tx9-	Transmitter inverted data input	
A16		GND	Module Ground	1
A17	CML-I	Tx11+	Transmitter non-inverted data input	
A18	CML-I	Tx11-	Transmitter inverted data input	
A19		GND	Module Ground	1
A20	LVC MOS-I	SCL	2-wire Serial interface clock	2
A21	LVC MOS-I/O	SDA	2-wire Serial interface data	2
B1		GND	Module Ground	1
B2	CML-I	Tx0+	Transmitter non-inverted data input	
B3	CML-I	Tx0-	Transmitter inverted data input	
B4		GND	Module Ground	1
B5	CML-I	Tx2+	Transmitter non-inverted data input	
B6	CML-I	Tx2-	Transmitter inverted data input	
B7		GND	Module Ground	1
B8	CML-I	Tx4+	Transmitter non-inverted data input	
B9	CML-I	Tx4-	Transmitter inverted data input	
B10		GND	Module Ground	1
B11	CML-I	Tx6+	Transmitter non-inverted data input	
B12	CML-I	Tx6-	Transmitter inverted data input	



B13		GND	Module Ground	1
B14	CML-I	Tx8+	Transmitter non-inverted data input	
B15	CML-I	Tx8-	Transmitter inverted data input	
B16		GND	Module Ground	1
B17	CML-I	Tx10+	Transmitter non-inverted data input	1
B18	CML-I	Tx10-	Transmitter inverted data input	
B19		GND	Module Ground	1
B20		VCC3.3-TX	+3.3v Transmitter Power Supply	
B21		VCC12-TX	+12v Transmitter Power Supply, Unconnected	
C1		GND	Module Ground	1
C2	CML-O	RX1+	Receiver non-inverted data output	
C3	CML-O	RX1-	Receiver inverted data output	
C4		GND	Module Ground	1
C5	CML-O	RX3+	Receiver non-inverted data output	
C6	CML-O	RX3-	Receiver inverted data output	
C7		GND	Module Ground	1
C8	CML-O	RX5+	Receiver non-inverted data output	
C9	CML-O	RX5-	Receiver inverted data output	
C10		GND	Module Ground	1
C11	CML-O	RX7+	Receiver non-inverted data output	
C12	CML-O	RX7-	Receiver inverted data output	
C13		GND	Module Ground	1
C14	CML-O	RX9+	Receiver non-inverted data output	
C15	CML-O	RX9-	Receiver inverted data output	
C16		GND	Module Ground	1
C17	CML-O	RX11+	Receiver non-inverted data output	
C18	CML-O	RX11-	Receiver inverted data output	
C19		GND	Module Ground	1
C20	LVTTTL-O	PRSNT_L	Module Present, pulled down to GND	
C21	LVTTTL-I/O	INT_L/Reset_L	Interrupt output, Module Reset	2
D1		GND	Module Ground	1
D2	CML-O	RX0+	Receiver non-inverted data output	
D3	CML-O	RX0-	Receiver inverted data output	
D4		GND	Module Ground	1
D5	CML-O	RX2+	Receiver non-inverted data output	



D6	CML-O	RX2-	Receiver inverted data output	
D7		GND	Module Ground	1
D8	CML-O	RX4+	Receiver non-inverted data output	
D9	CML-O	RX4-	Receiver inverted data output	
D10		GND	Module Ground	1
D11	CML-O	RX6+	Receiver non-inverted data output	
D12	CML-O	RX6-	Receiver inverted data output	
D13		GND	Module Ground	1
D14	CML-O	RX8+	Receiver non-inverted data output	
D15	CML-O	RX8-	Receiver inverted data output	
D16		GND	Module Ground	1
D17	CML-O	RX10+	Receiver non-inverted data output	
D18	CML-O	RX10-	Receiver inverted data output	
D19		GND	Module Ground	1
D20		VCC3.3-RX	+3.3v Receiver Power Supply	
D21		VCC12-RX	+12v Receiver Power Supply, Unconnected	

Notes:

1. Module circuit ground is isolated from module chassis ground within the module.
2. Open collector; should be pulled up with 4.7k – 10k ohms on host board to a voltage between 3.15V and 3.6V.

Receiver -- Top Card			
C1	GND		D1
C2		Rx1p	D2
C3		Rx1n	D3
C4	GND		D4
C5		Rx3p	D5
C6		Rx3n	D6
C7	GND		D7
C8		Rx5p	D8
C9		Rx5n	D9
C10	GND		D10
C11		Rx7p	D11
C12		Rx7n	D12
C13	GND		D13
C14		Rx9p	D14
C15		Rx9n	D15
C16	GND		D16
C17		Rx11p	D17
C18		Rx11n	D18
C19	GND		D19
C20		PRSNT_L	D20
C21		Int_L/Reset_L	D21

Card Edge

		GND	D1
		Rx0p	D2
		Rx0n	D3
		GND	D4
		Rx2p	D5
		Rx2n	D6
		GND	D7
		Rx4p	D8
		Rx4n	D9
		GND	D10
		Rx6p	D11
		Rx6n	D12
		GND	D13
		Rx8p	D14
		Rx8n	D15
		GND	D16
		Rx10p	D17
		Rx10n	D18
		GND	D19
		Vcc3.3-Rx	D20
		Vcc12-Rx	D21



Pin	Signal	Pin	Signal
A1	GND	B1	GND
A2	Tx1p	B2	Tx0p
A3	Tx1n	B3	Tx0n
A4	GND	B4	GND
A5	Tx3p	B5	Tx2p
A6	Tx3n	B6	Tx2n
A7	GND	B7	GND
A8	Tx5p	B8	Tx4p
A9	Tx5n	B9	Tx4n
A10	GND	B10	GND
A11	Tx7p	B11	Tx6p
A12	Tx7n	B12	Tx6n
A13	GND	B13	GND
A14	Tx9p	B14	Tx8p
A15	Tx9n	B15	Tx8n
A16	GND	B16	GND
A17	Tx11p	B17	Tx10p
A18	Tx11n	B18	Tx10n
A19	GND	B19	GND
A20	SCL	B20	Vcc3.3-Tx
A21	SDA	B21	Vcc12-Tx

PRSNT L Pin:

Int L/Reset L Pin:

Int_L operation:

Add:4/F,Block C,Xintianxia Industrial City,Bantian Street,Longgang District,Shenzhen,China

Tel: 86-755-85292799 Fax: 86-755-86151614

Email: sales@dongwe.cn



reset signal, so the module must de-assert Int_L/Reset_L after the interrupt has been signaled.

Power Supply Filtering

The host board should use the power supply filtering shown in Figure3.




Figure3. Host Board Power Supply Filtering

Timing for Soft Control and Status Functions

Parameter	Symbol	Max	Unit	Conditions
Initialization Time	t_init	2000	ms	Time from power on ¹ , hot plug or rising edge of Reset until the module is fully functional ²
Serial Bus Hardware Ready Time	t_serial	2000	ms	Time from power on ¹ until module responds to data transmission over the 2-wire serial bus
Monitor Data Ready Time	t_data	2000	ms	Time from power on ¹ to data not ready, bit 0 of Byte 2, deasserted and IntL asserted
Reset Assert Time	t_reset	2000	ms	Time from rising edge on the ResetL pin until the module is fully functional ²
IntL Assert Time	ton_IntL	200	ms	Time from occurrence of condition triggering IntL until Vout:IntL = Vol



IntL Deassert Time	toff_IntL	500	μs	Time from clear on read ³ operation of associated flag until Vout: IntL = Voh. This includes deassert times for Rx LOS, Tx Fault and other flag bits.
Interrupt Pulse Max Width	tintL,PW-max	50	μs	Max Time from falling edge of int_L pin output to rising edge of int_L pin output
Rx LOS Assert Time	ton_los	100	ms	Time from Rx LOS state to Rx LOS bit set and IntL asserted
Tx Fault Assert Time	ton_Txfault	200	ms	Time from Tx Fault state to Tx Fault bit set and IntL asserted
Flag Assert Time	ton_flag	200	ms	Time from occurrence of condition triggering flag to associated flag bit set and IntL asserted
Mask Assert Time	ton_mask	100	ms	Time from mask bit set ⁴ until associated IntL assertion is inhibited
Mask Deassert Time	toff_mask	100	ms	Time from mask bit cleared ⁴ until associated IntL operation resumes
Power_over-ride or Power-set Assert Time	ton_Pdown	100	ms	Time from P_Down bit set ⁴ until module power consumption enters lower Power Level
Power_over-ride or Power-set Deassert Time	toff_Pdown	300	ms	Time from P_Down bit cleared ⁴ until the module is fully functional ³
Parameter	Symbol	Min	Unit	Conditions
Interrupt Pulse Min Width	tintL,PW-min	5	μs	Min Time from falling edge of int_L pin output to rising edge of int_L pin output
Reset Pulse Min Width	Trst,PW-min	25	ms	Min Time from falling edge of Reset pin input to rising edge of Reset pin input

Note:

1. Power on is defined as the instant when supply voltages reach and remain at or above the minimum specified value.
2. Fully functional is defined as IntL asserted due to data not ready bit, bit 0 byte 2 deasserted.
3. Measured from falling clock edge after stop bit of read transaction.
4. Measured from falling clock edge after stop bit of write transaction.

Figure5. Timing Specifications



Mechanical Dimensions




Figure6. Mechanical Specifications

Ordering information

Part Number	Product Description
DW-CAOC12-1003C	CXP Active Optical Cable, 120G,3m
DW-CAOC12-1005C	CXP Active Optical Cable, 120G,5m
DW-CAOC12-1050C	CXP Active Optical Cable, 120G,50m
DW-CAOC12-1XXXC	CXP Active Optical Cable, 120G,XXXm (XXX from 1 to 300)

XX	Cable Length
03	03=3m
05	05=5m
10	10=10m
20	20=20m
50	50=50m
X1	X1=100m
X2	X3=300m



References

120Gbit/s Small Form-factor Hot-Pluggable CXP-interface

Important Notice

Performance figures, data and any illustrative material provided in this data sheet are typical and must be specifically confirmed in writing by DONGWE before they become applicable to any particular order or contract. In accordance with the DONGWE policy of continuous improvement specifications may change without notice.

The publication of information in this data sheet does not imply freedom from patent or other protective rights of DONGWE or others. Further details are available from any DONGWE sales representative.